
FIG. 1



2/19

Tamaki et al.





FIG. 3



∠L0




FIG. 5

			T30	)
(A)	UID	VIRTUAL ADDRESS	REAL ADDRESS	
(/~)	#0	a100	a10,a11	
		b100	b10,b11	ŀ

T31

UID VIRTUAL REAL ADDRESS

#0 a100 a10,a11 a200 a20,a21 b100 b10,b11 b200 b20,b21

(B)

T32

UID VIRTUAL REAL ADDRESS

(C) #0 a200 a20,a21 a300 a30,a31 b200 b20,b21 b300 b30,b31

FIG. 6


	T33
UID	VOLUME
#0	V0
#1	V1

FIG. 7

(A)	a100 a0 data 1200
(B)	D0 A0 data 1201
(C)	a100 a0 #0 data 1202
(D)	a10 a0 #0 data 1203
(E)	a200 a100 #0 data 1204
(F)	a20 a100 #0 data 1205
(G)	a300 a200 #0 data 1206
(H)	a30 a200 #0 data ~1207
(1)	a200 a300 #0 data ~1208
(J)	a20 a300 #0 data 1209
(K)	a100a200 #0 data 1210
(L)	a10 a200 #0 data 1211
(M)	a0 a100 #0 data 1212
(N)	A0 D0 data 1213
(O)	a0 a100 data 1214

7/19 Tamaki *et al*.

FIG. 8



### FIG. 9

(A)

#### 1405A

- PROCESS STOP AND RELEASE
- ALLOCATION TABLE INFORMATION CHANGE INSTRUCTION
- STAND-BY UNTIL CHANGE COMPLETION

1410A

- ALLOCATION TABLE INFORMATION
- STAND-BY UNTIL CHANGE COMPLETION

(B)

#### -1405B

- PROCESS STOP AND RESOURCE RELEASE INSTRUCTION
- STAND-BY UNTIL STOP AND RELEASE
- ALLOCATION TABLE INFORMATION CHANGE INSTRUCTION
- STAND-BY UNTIL CHANGE COMPLETION

### 1410B

- · ALLOCATION TABLE INFORMATION
- · STAND-BY UNTIL CHANGE COMPLETION

9/19

## FIG. 10





FIG. 11

\_\_T40


LPAR#	UID	ADAPTER	MEMORY ALLO	CATION	CPU
LFAN#	טוט	ADAFIER	START OFFSET	SIZE	ALLOCATION%
#0	#0	a100	0	2GB	50%
#1	#1	b100	2GB	2GB	20%
#2	not assign	y100	4GB	2GB	disable

FIG. 12



11/19

FIG. 13






FIG. 15




FIG. 16






FIG. 17



L0


FIG. 18



16/19
Tamaki et al.

FIG. 19

START



17/19
Tamaki *et al.* 





FIG. 21



18/19 Tamaki *et al*.

# FIG. 22

	2100
USER CONDITION	INPUT DIALOG
USER IDENTIFICATION CONDITION	
ACCESS SOURCE IP ADDRESS	✓ A0,A1
ACCESS DESTINATION IP ADDRESS	
SERVER TYPE IP ADDRESS	
WEB SERVER ✓ a100	
AP SERVER  a200	
DB SERVER  a300	

	2200	
SE	ERVICE LEVEL CONDITION INPUT DIALOG	
SERVER TYPE  WEB SERVER  AP SERVER  DB SERVER	NUMBER OF SERVERS  LOWER UPPER CPU OPERATION LIMIT RATIO  2 SERVERS 8 SERVERS SMALLER THAN 50 %  2 SERVERS 8 SERVERS SMALLER THAN 50 %  2 SERVERS 8 SERVERS SMALLER THAN 50 %	
REQUESTED PERFO	PRMANCE	
OUTPUT TRANSACT	TION THROUGHPUT	
OUTPUT/INPUT THROUGHPUT RATIO		
AVERAGE TRANSACTION PROCESS LATENCY		

19/19

Tamaki et al.

FIG. 24

2300

2300
SERVICE LEVEL CONDITION INPUT DIALOG
SERVER TYPE CPU ALLOCATION RATE  WEB SERVER
REQUESTED PERFORMANCE  OUTPUT TRANSACTION THROUGHPUT  OUTPUT/INPUT THROUGHPUT RATIO  AVERAGE TRANSACTION PROCESS LATENCY

	2400
USER CONDITION	INPUT DIALOG
USER IDENTIFICATION CONDITION	
ACCESS SOURCE IP ADDRESS	
ACCESS DESTINATION IP ADDRESS	✓ a100
:	
SERVER TYPE IP ADDRESS  WEB SERVER	